



# **Sandpoint\***


## **Supporting**

- MPPMC603 - Talos**
- MPPMC740 - Talos**
- MPPMC745 - Talos**
- MPPMC8240 - Unity**
- MPPMC8245 - Unity**
- MPPMC8260 - Cygnus**
- MPPMC750 - Altimus**
- MPPMC755 - Altimus**
- MPPMC7400 - Altimus**
- MPPMC7410 - Altimus**
- MPPMC7450 - Valis**
- ...tbd...**

This schematic is provided for reference purposes only.  
All information is subject to change without notice.  
No warranty, expressed or applied, is made as to the accuracy of the information contained herein. Contact Motorola Sale/FAEs to obtain the latest information on this product.

**\*Digital DNA**  
from Motorola

**Schematic Notes**

1. Unless otherwise specified:  
 All resistors are SMD0603, in ohms, 0.1W, +/-5%  
 All capacitors are SMD0603, in microfarads (uF), +/-20%.  
 All inductances are in microhenries (uH).  
 All ferrites are Z=50 ohms at 100 MHz.  
 All fuses are self-resetting polyswitch (PTC) devices.  
 Board impedance is 50-60 ohms.
2. Integrated circuits have default connections to power and ground unless explicitly shown otherwise. Global power connections are:  
 GND  
 VCC\_3.3V  
 VCC\_5V
3. Part numbers used are for reference only; compatible parts may be used; refer to the bill of materials.
4. Motorola and the Motorola logo are registered trademarks of Motorola. PowerPC is a trademark of IBM. Other trademarks are the respective property of their respective copyright holders. Diane, I am holding in my hand a box of small, chocolate bunnies. All rights reserved.
5. The sheet-to-sheet cross reference format is:  
 Sheet "-": VertZoneLetter HorizZoneNumber
6. Components with the property "no\_stuff" are not to be installed by default; they are for test or manufacturing purposes only.  

7. All buses follow big-endian bit numbering order (bit 0 is the most-significant bit), except where industry standards apply (i.e. PCI). Little-endian numbering is noted at the source component.


# Sandpoint\*

| Page | Contents                              |
|------|---------------------------------------|
| 01   | Cover Page                            |
| 02   | General Information                   |
| 03   | Block Diagram                         |
| 04   | Routing and Layout Information        |
| 05   | Power Supply                          |
| 06   | Clock Generation                      |
| 07   | Processor PMC Socket                  |
| 08   | 64-bit PCI PMC Connector              |
| 09   | PCI/ISA Bridge                        |
| 10   | IDE Connectors                        |
| 11   | Super I/O Controller                  |
| 12   | Floppy, PC I/O Connectors             |
| 13   | Serial Ports                          |
| 14   | PCI Slots #1, #2                      |
| 15   | PCI Slots #3, #4                      |
| 16   | PCI Boot ROMs, NVRAM                  |
| 17   | SPF100 - Arbiter/Interrupt Controller |
| 18   | Configuration Switches; Monitor LEDs  |
| 19   | Pullups                               |

|                       |               |                 |
|-----------------------|---------------|-----------------|
| <b>Team Sandpoint</b> | Cindy Black   | PCB CAD         |
|                       | Ivan Erickson | Program Mgr.    |
|                       | Gary Milliorn | Designer        |
|                       | Tony Saucedo  | Components      |
|                       | Joey Tsai     | Documentation   |
|                       | Gary Wojcik   | Imperial Poobah |


| REV | DATE    | CHANGES                                   |
|-----|---------|---|
| X1  | 98MAR23 | Original                                  |
| X2  | 98DEC11 | Connector orientation; crosspoint tweaks. |
| X3  | 00JUL26 | Many changes                              |
| X3B | 01APR24 | Errata updated.                           |

Motorola 6501 William Cannon Blvd., Austin, TX 78735





## Layout/Routing Instructions


- 05 Use split power planes for 5V and 3.3V power.  
Place header in lower-left hand corner of the board (I/O connectors would be in the upper right).  
Allow clearance around header to allow for silkscreen legends.  
Label pin groups as shown.




- 06 Keep series termination resistors near the output pins.  
Route all PCI clock lengths to equal the WBCLK trace less 2.5"  
Use heavy traces for power path through filter:  
+3.3V => VCCO pins & Rxxx/Rxxx Combo => VCCI Pin.  
Surround MPC972 with 4-6 0.1uF caps to provide good ground-return paths.  
Keep XTAL1 pin and jumper insanely close.
- 07 Place PMC at top side of ATX board.
- 08 -
- 09 Use equal-length traces on nets DAK(2,0) from WinBond to 'F138.
- 10 Place series termination resistors near socket.
- 11 Use very short traces from 32kHz crystal to SuperI/O and to connected components.  
Allow no other traces to enter or cross the crystal oscillator area.  
Use 12 mil traces for VBAT and VSTDBY.
- 12 Place EMI filtering caps and ferrite beads very close to DIN6 and DB25 connectors.  
Place series resistors for parallel port near DB25 connector.
- 13 Keep traces very short between RS232 drivers (U1, U2) and DB9 connectors.  
Use 12 mil traces for +12V and -12V.
- 14 Place IDSEL resistor near IDSEL pin.
- 15 Place IDSEL resistor near IDSEL pin.
- 16 Use 12 mil traces between battery connector and diodes (before and after).
- 17 No special restrictions.
- 18 No special restrictions.
- 19 Recommended placement for status LEDs is under the disk tray area.  
Place LEDs in order and label with indicated text.  
Follow ATX chassis specs for ATX mounting hole sizes and plated area allowance.
- 20 Distribute capacitors as shown, unless otherwise specified.
- 21 Keep traces as short as possible. Pin swapping within and without of a package is encouraged in order to minimize trace length.







**1 PCI VIO SELECT**  
 Select 3.3V or 5V VIO option.  
 Default: 5V



8B1 VIO  
 TRACEWIDTH=20mil

6B8 PMCLK

19A1, 15A1, 15A5, 14A5, 14A1, 9D1 FRAME\*

19A1, 17C1, 15A5, 15A1, 14A1, 14A5, 9D1 DEVSEL\*

15E1, 14E1, 9D1 PAR


19B1, 17C8, 15B5, 15B1, 14B1, 14B5 REQ64\*

17D8 PMCRST\*


19B1, 15B1, 15B5, 14B5, 14B1 ACK64\*

19A1, 15A1, 15A5, 14A5, 14A1, 9D1 TRDY\*

19A1, 15A1, 15A5, 14A5, 14A1, 9D1 PERR\*



**1 MPPMC HOST**  
 No IDSEL



STOP\* 19A1, 15A1, 15A5, 14A5, 14A1, 9D1

SERR\* 19A1, 15A1, 15A5, 14A5, 14A1, 9D1

SYSRST\* 17C1

SYSCON\* 18D1, 17D8

M66EN 19B1, 17C1, 15B5, 15B1, 14B1, 14B5

TRDY\* 19A1, 15A1, 15A5, 14A5, 14A1, 9D1

LOCK\* 19A1, 15A1, 15A5, 14A5, 14A1, 9E1


PMC\_REQ\*(0:3) 19C1, 17B1

PMC\_GNT\*(0:3) 19E1, 17B8

C\_BE\*(7:0) 15E1, 14E1, 9E1, 8A1


AD(63:0) 15E1, 14E1, 9E1, 8D1


PMC\_INT\*(0:3) 19B1, 17A8















**POWER PINS**

|       |         |
|-------|---------|
| VCC_5 | GND     |
| 1     | 2 11    |
| 24    | 25 40   |
| 61    | 60 101  |
| 100   | 120 130 |
| 121   | 139     |
| 140   |         |


**NC PINS**  
0

**32kHz Oscillator**  
Keep all traces extremely short.  
Route no traces through that area.








**1 SERIAL PORT #1**  
COM1, Leftmost (rear view)




**1 SERIAL PORT #2**  
COM2, Rightmost (rear view)











**1 Diagnostic LEDs**  
Place in visible area.

