DSP Core Feature of ximo16 (1)

The data sheet tells DSP core has:
6 stages in order pipeline
Harvard architecture bus
4 level interrupts with priority
1 fast interrupt
16/32 bits mixed length instructions
load/store architecture
64 bit DSP instructions